ABSTRACT In this paper, a novel through-silicon via (TSV) structure, named partial coaxial TSV (PC-TSV), is proposed to suppress TSV-induced substrate noise. In this structure, the via is surrounded by a benzocyclobutene (BCB) layer, and a grounded metal ring placed at one end. The BCB layer can effectively reduce the leakage of the signal to the substrate, and the metal ring provides a low impedance path for the substrate noise. An equivalent RLGC model of this structure is also established, and it is verified by simulated result from CST. Then, the performance of PC-TSV is compared with that of the traditional TSV, TSV with p+ layer, and TSV with p+ guard ring. Analysis results in frequency domain indicate PC-TSV has a larger |S 21 | and less near-end crosstalk than other three structures. Additionally, analysis results in time domain show that the substrate voltage noise of this structure is obviously reduced compared with the TSV with p+ layer and TSV with p+ guard ring. Also, a feasible process flow for this structure is given and it is simpler than that for traditional coaxial TSV.
I. INTRODUCTION
Three-dimensional integrated circuit (3D IC) manufactured by stacking wafers or dies vertically using through-silicon vias (TSV) provides an effective method to enable the 'Morethan-Moore' technology [1] , [2] . As one of the most attractive solutions to improve performance without increase of power consumption, it has been employed in a wide application including MEMS inertial sensors, MEMS microphones, CMOS imagers, and power LEDs [3] - [5] . Meanwhile, with continuous scaling of the semiconductor process and the emerging markets, such as automotive radar, high-definition video, image sensor, silicon technologies is expanding into the millimeter wave (mmW) and terahertz (0.1-10 THz) field [6] . Thus, for the miniaturization of 3-D IC, TSVs are always distributed densely. Under such circumstance, adjacent devices will be interfered by crosstalk and couplings, especially at high frequencies [7] , [8] . As a result,
The associate editor coordinating the review of this manuscript and approving it for publication was Flavia Grassi. the performance and reliability of the system will be greatly affected. Therefore, it is necessary to explore novel structures to suppress the noise effectively.
Recently, much research on noise suppression has been done, and three kinds of methods, guard ring, TSV arrays and p+ layer, have been proposed. For example, in [7] - [9] , the crosstalk between TSVs is analyzed and it is suppressed by introducing a guard ring. In [10] - [13] , TSV shielding arrays reduce the coupling, and consequently, the crosstalk is reduced. In [14] - [17] , guard ring is used to protect the sensitive active circuits from the TSV coupling noise. It's worth mentioning that in [16] , [17] , guard rings and grounded shielding TSV are incorporated to mitigate the substrate noise. In [18] , [19] , the substrate noise induced by TSV coupling to active area is modeled and analyzed. In [20] , [21] , the TSV with p+ layer is proposed to mitigate the TSV-induced substrate noise. The above structures provide effective methods to suppress the crosstalk and substrate noise, meanwhile the forward transmission coefficient has not been affected obviously. In addition, coaxial TSV has VOLUME 7, 2019 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ been proposed to provide high immunity to noise and excellent electrical performances [22] , [23] . However, the processing technology of coaxial TSV is extremely complicate and the fabrication cost is high. During the formation of coaxial TSV, ionised physical vapour deposition (iPVD) copper and chemical vapor deposited (CVD) oxide have to be applied twice.
In this paper, a novel structure named the partial coaxial TSV (PC-TSV) is proposed to suppress TSV-induced noise. In this structure, the metal via is surrounded with a benzocyclobutene (BCB) layer, and a grounded metal ring placed at one end outside. The BCB layer can reduce the leakage of signal to the substrate, and the metal ring can provide a low impedance path for the substrate noise. An equivalent RLGC model is also established for efficient computation. Frequency domain and time domain analysis results indicate that this structure has a larger forward transmission coefficient and less near-end crosstalk compared with the traditional TSV, TSV with p+ layer and TSV with p+ guard ring. Also, the substrate peak noise voltage of this structure is obviously reduced. At the end of this paper, a feasible process flow for this structure is given and it is simpler than that for coaxial TSV. For the PC-TSV, only a shallow annular trench is needed to etch extra, and then fill it with copper. Although the near-end crosstalk of PC-TSV is larger than that of coaxial TSV, the cost and complexity are reduced compared with the process of coaxial TSV, and the performance is improved compared with the cu-plug TSV. Thus, in the pursuit of cost-effective technical solutions, PC-TSV is a good choice.
II. THE SCHEMATIC AND THE EQUIVALENT RLGC MODEL FOR PC-TSVs
A. THE SCHEMATIC OF PC-TSVs Fig. 1(a) displays the schematic of PC-TSV. It is composed of the via, insulation layer, a grounded metal ring and an oxide layer. The material for the via and the metal ring is copper, and the insulation layer is filled with BCB. Additionally, the oxide layer is filled with SiO 2 and it is used to isolate the ring and the conductive substrate. The geometrical parameters of the PC-TSV are listed in Table 1 . Since the metal ring is placed at one end outside of the BCB layer, it can be seen as a coaxial TSV with partial shielding layer.
B. THE EQUIVALENT RLGC MODEL FOR PC-TSV
In this section, an equivalent circuit model for a pair of signalground (SG) PC-TSVs is established, as shown in Fig. 1(b) . In the model, the parasitic effects are considered comprehensively including skin effect and eddy current. Equivalent resistance, inductance, capacitance and conductance will be described in sequence.
In the circuit, R via is resistance of the via, and it can be obtained from the internal impedance, Z via . Z via can be calculated by [24] where σ cu = 5.8 × 10 7 S/m is the conductivity of copper, and δ cu = 1/ √ π f µσ cu is the skin depth. J 0 and J 1 are the 0 and 1st order Bessel function of the first type. The internal resistance R in is the real part of Z via , i.e.
Besides, the resistance induced by eddy current, R eddy , should be considered. It can be given by [24] 
where
is the damping parameter. σ si = 10 S/m and ε si = 11.9ε 0 are the conductivity and permittivity of silicon, respectively. H (2) 0 is the 0 order Hankel function of the second type. The equivalent resistance of via, R via , is the sum of R in and R eddy , i.e.,
L sig and L gnd are the equivalent inductance of the vias and can be obtained by analyzing partial inductance and loop inductance. Self-partial inductance, L p , and mutual-partial inductance, M p , can be calculated by [25] 
where µ 0 = 4π × 10 −7 H/m is the permeability of free space. Note that the pitch between the vias are the same, thus, the mutual inductance between two signal TSVs equals that between signal TSV and ground TSV. In order to obtain loop inductances, the ground bounce and power rail collapse voltage, V GB , and V PR , as shown in Fig.1 (c) , are analyzed. According to the dot convention [25] , we have
I g is the current flowing through the ground TSV, which is equal to that of signal TSVs, I s , i.e. I g = I s . Then, the total voltage drop around the loop is
and the equivalent inductance can be calculated by [25] [26] as,
BCB liner filled between the metal TSV and the doped silicon substrate form a metal-insulator-semiconductor (MIS) capacitor. Then, both the depletion capacitance, C dep , and the insulation capacitance, C ins , should be taken into account. They can be calculated by [24] , [27] ,
where ε BCB = 2.6ε 0 is the permittivity of BCB. t dep is the thickness of the depletion layer and it is obtained using the method in [28] . C dep acts in series with the oxide capacitance C ins , thus the effective capacitance C tsv can be expressed as,
C sub and G sub are the capacitance and conductance of substrate between two parallel TSVs, and they are given by [29] ,
where tan δ si = 0.004 is the loss tangent of silicon. The parasitic capacitances between the metal ring and BCB, C ring , and that between the ring and the SiO 2 layer, C ox , should also be considered. Based on the model of coaxial capacitor they can be expressed as,
where ε sio2 = 3.9ε 0 is the permittivity of SiO 2 . The resistance of the metal ring R ring can be calculated as
C. VERIFICATION OF THE RLGC MODEL
In this section, the S-parameters of RLGC equivalent circuit are calculated using Advanced Design Systems (ADS).
The calculated results are verified with the simulated one through Computer Simulation Technology Microwave Studio TM (CST MWS). A lump port with 50 impedance is applied to the signal TSVs and the solving accuracy is set to −60 dB. ADS agree well with the simulated results of CST within the frequency range of 0 -100 GHz. The errors of |S 11 | and |S 21 | are less than 3.3 dB and 0.05dB, respectively. This implies that the model can be used to evaluate the transmission characteristic of PC-TSV efficiently.
Crosstalk is one of the critical factors that affect signal integrity of ICs. In order to investigate the crosstalk of PC-TSVs, a signal-ground-signal (SGS) TSV array, as shown in Fig. 3(a) , is studied. Here, the three TSVs are arranged in an equilateral triangle with side length of p. Its equivalent RLGC circuit is similar to that in Fig. 2(b) and is not shown for simplicity. Also, equivalent resistance, capacitance and conductance are can be calculated as that in Part B, except the inductance. For SGS TSV array, there are two signal TSVs, thus, I g is sum of I s , i. e. I g = 2 I s . 
Then, simplifying (19) and (20), L sig , and L gnd of the SGS array can be given as [20] , [21] 
Next, the impact of t BCB and h r on the characteristics of SGS PC-TSV is analyzed. The results are plotted in Figs. 4 and 5. The geometrical parameters of the SGS PC-TSVs are listed in Table I . Fig. 4 displays S parameters of PC-TSV varying with h r in the frequency range of 0 -100 GHz. In Fig. 4(a) , |S 11 | increases ash r increases, whereas |S 21 | decreases with h r . In Fig. 4(b) , |S 31 | decreases slightly as h r increases. For example, at 100 GHz, |S 31 | decreases 1.5 dB when h r increases from 1µm to 10 µm. Increase of h r brings more reflection which results in larger |S 11 |. Meanwhile, the shielding effect is enhanced that |S 31 | decreases. Fig. 5 plots S parameters of PC-TSV varying with t BCB in the frequency range of 0 -100 GHz. In Fig. 5(a) , |S 11 | decreases as t BCB increases, whereas |S 21 | increases in the whole frequency range. For example, |S 21 | at 100 GHz is −0.41, −0.37 and −0.36 dB when t BCB is 2, 3 and 4 µm, respectively. This is because thicker BCB layer results a smaller insulation capacitance. When t BCB changes from 2 to 4 µm, C ins decreases from 19.3 to 11.1 fF. The corresponding capacitive reactance at 100 GHz increases from 82.5 to 143.4 . Hence, the signal leakage through the insulation layer is prevented effectively. In Fig. 5(b) , |S 31 | decreases 
III. PERFORMANCE COMPARISON
In this section, the characteristics of PC-TSV are compared with that of traditional Cu plug TSVs, TSVs with p+ guard ring [16] , [17] and TSVs with p+ layer [20] , [21] both in frequency and time domain. For the convenience of reading, the configurations of the three TSV structures above mentioned are illustrated in Fig. 6 , and the geometries are listed in Table I . The material parameters are listed in Table II. A. FREQUENCY DOMAIN ANALYSIS Fig. 7 compares S parameters of the four TSV structures. Fig. 7 (a) plots |S 11 | and |S 21 | up to 100 GHz. It depicts that |S 11 | of PC-TSV is the smallest and |S 21 | is the largest. At 100 GHz |S 21 | of PC-TSVs, Cu plug TSVs, TSVs with p+ layer and TSVs with guard rings are −0.41, −1.27, −1.22 and −1.54 dB, respectively. Compared with the others, |S 21 | of PC-TSV increases by 0.86, 0.81 and 1.13 dB. This is because the relative permittivity of BCB is smaller than that of SiO 2 in traditional TSVs, and the BCB layer is thicker than SiO 2 . Then, the parasitic capacitance between the via and the substrate of PC-TSV is smaller than that of others. For example, C ins of TSV with 2 µm thick BCB layer is 0.43 fF/µm. It increases to 5.5 fF/µm if the insulation layer is substituted by 0.2 µm-thick SiO 2 . Smaller C ins means larger capacitive reactance. As a result, the signal leakage from the via to substrate is reduced. The dielectric loss induced by the leakage decreases [30] , thus |S 21 | increases. Fig. 7(b) shows |S 31 | of the four kinds of TSVs with the same equilateral triangle SGS array as shown in Fig. 2(a) . One can see that |S 31 | of PC-TSV is smaller than that of the others in the range of 1 -100 GHz. For example, at 100 GHz |S 31 | of PC-TSVs, Cu plug TSVs, TSVs with p+ layer and TSVs with guard rings are −18.89, −13.46, −15.94, and −15.69 dB, respectively. Compared with the others, |S 31 | of PC-TSV decreases by 5.43 , 2.95 and 3.20 dB. This is because the metal ring provides a low impedance path for the coupling noise, and consequently the crosstalk is reduced.
Also, S parameters of two coaxial TSVs (CTSV) [22] , [23] are simulated and compared with that of PC-TSV. The results are plotted in Fig. 8 . In simulation, thickness of the outer VOLUME 7, 2019 metal conductor of the two CTSVs is 2 µm, and the insulation layer of them is filled with 2 µm-thick BCB. For the Sicore CTSV, the radius of Si-core is 3 µm and the coated Cu is 2 µm-thick. From Fig. 8(a) one can see that |S 11 | of PC-TSV is smaller than that of the other two structures in the frequency of 0-100 GHz. Besides, |S 21 | of PC-TSV is larger than that of the other two structures after 45 GHz. This is mainly caused by the difference in capacitance of the three structures [23] , [24] . Capacitances of the two coaxial TSVs don't change with frequency, while that of PC-TSV decreases. Fig. 8(b) plots |S 31 | of the three structures. it can be obtained that |S 31 | of the two coaxial TSVs are less than −90 dB in the frequency range of 0 -100 GHz, while that of PC-TSV is less than −19 dB. This indicates the shielding effect of PC-TSV is worse than the CTSV.
To sum up, PC-TSVs have better |S 11 | and |S 21 | than CTSVs. Therefore, further considering the processing complexity and cost-effectiveness ratio, PC-TSV would also be a good choice although it has a worse |S 31 |.
B. TIME DOMAIN ANALYSIS
Time domain analysis is also necessary since transients from digital switching in signal TSVs may affect adjacent devices through the substrate coupling [15] - [18] . Thus, the coupling noise between the two signal TSVs of SGS TSV array in Fig. 2(a) is analyzed in this section, and the results are shown in Figs. 9-11 . Electromagnetic analysis solver of CST MWS is used to calculate the voltage noise. In simulation, a rectangular signal with voltage of 1 V is injected into the port of aggressive TSV and the coupling signal from the victim TSV is obtained. Another end of TSV is terminated with a 50 resistor. The rise/fall time and hold time are 20 and 80 ps, respectively. Also, the mechanism of the four TSVs are compared. The p+ guard ring creates a low-impedance path to the ground to capture the substrate coupling noise [15] . Since the guard ring thickness is small, only the noise propagates along the substrate surface can be leaded away. The p+ layer provides complete shielding through the whole substrate [20] , thus its voltage noise is smaller than that of TSV with p+ guard ring. Also, in the SGS Cu plug TSV, the ground TSV provides a reference path, and plays a weak shielding role to some extent simultaneously. As to the PC-TSV, the BCB layer reduces the leakage of current efficiently, and the metal ring can guide substrate noise to the ground simultaneously. Fig. 10 depicts V p−p varying with rise time, t r . One can observe that V p−p increases as t r decreases for each structure and value of PC-TSV is the smallest. For example, when t r rises from 10 to 100 ps, V p−p of PC-TSV decreases from 44.8 to 7.5 mV, meanwhile that of Cu plug TSVs, TSVs with p+ layer and TSVs with guard rings decrease from 134.1 to 27.4 mV, from 67.5 to 21.0 mV, and from 118.7 to 24.8 mV, respectively. 69.3 to 109.6 mV, respectively. The percentage increments are 1.9%, 40.7%, 63.7% and 45.7%, respectively. It indicates that the coupling noise increases with the increase of σ si because the substrate with higher conductivity will provide a lower impedance path. Additionally, V p−p of PC-TSVs is insensitive to the variation of σ si . This is because the BCB layer provides a high capacitive reactance isolation, and the metal ring has shielding function.
The impact of geometrical parameters h r and t BCB on the V p−p of PC-TSV in time domain is also analyzed, and the results are plotted in Fig. 12 . From this figure, one can obtain that V p−p declines as h r rises. V p−p reduces from 26.9 to 24.7 mV when h r increases from 1 to 10 µm. This is because a metal ring with larger h r can provide stronger shielding effect. Additionally, it can be seen that larger t BCB results in lower V p−p . As t BCB increases from 1 to 5 µm, V p−p declines from 28.0 to 24.5 mV. The isolation effectiveness enhances as t BCB increases because C ins decreases and thus the capacitive reactance increases.
To sum up, compared with the other three TSV structures, PC-TSV can mitigate noise more effectively. Besides, larger h r or t BCB , or smaller σ si will cause lower V p−p .
IV. FEASIBLE PROCESSING METHOD
PC-TSV is originated from a coaxial TSV by shrinking the shielding layer into a metal ring. Therefore, the processing flow of PC-TSV is reduced compared with that of coaxial TSV, and can be fabricated by following steps as shown in Fig. 13. Step 1, an annular trench is etched on the substrate using deep reactive ion etching (DRIE) process.
Step 2, the BCB is filled in the annular trench by spin-coating [31] , [32] .
Step 3, the selective reactive ion etching is used to etch the silicon post inside the annular trench to form the vertical via.
Step 4, the adhesive layer, barrier layer, and copper seed layer are sputtered, and then the copper plug is formed by electroplating.
Step 5, etch an annular shallow trench outside BCB.
Step 6, a chemical vapour deposition oxide is deposited.
Step 7, metal ring is formed utilizing ionized physical vapour deposition (iPVD) [33] , [34] .
Step 8, the excess materials on the surface is removed by chemicalmechanical polish.
V. CONCLUSION
In this paper, the partial coaxial TSV has been proposed to mitigate TSV-induced noise. Analysis results indicate that PC-TSV has better transmission performance and less near-end crosstalk than traditional Cu plug TSVs, TSVs with p+ layer and TSVs with p+ guard rings. Compared with coaxial TSVs, PC-TSV has larger |S 21 | after 45 GHz and smaller |S 11 |. However, its crosstalk is worse than that of coaxial TSVs. Considering the complicate processing technology of coaxial TSV and the fabrication cost, PC-TSV is a good choice in the pursuit of cost-effective technical solutions. In addition, parameters analysis results indicate that larger t r , t BCB , or h r is helpful to reduce the voltage noise. Meanwhile, σ si doesn't affect noise suppression obviously due to the isolation function of BCB layer and shielding function of the metal ring. These conclusions are useful for the design of TSV in application. Finally, a feasible processing flow of PC-TSV is given. 
